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INTRODUCTION
The desire to reach tremendous operation speed in the terahertz range geared researchers towards developing new optical devices. Owing to the benefits that photonics devices offer over its electronics counterparts, ultra response is promising along with huge increase in capacity (Mehra et al., 2012; Li et al., 2007; Stubkjaer, 2000; Schreicek et al., 2002; Vlachos et al., 2003) . In the last decade and due to recent development in nonlinear optical materials, works and interests on optical computing have increased (Gosh et al., 2012; Gayen et al., 2011) . In this regard, many researchers are exploring all-optical implementations for optical computing to avoid or eliminate the need to convert the optical signals to electronics signals and back to optical signals (Gayen et al., 2011) . This is possible based on the nonlinear interaction of light waves with switching capability of more than 100 GHz (Mehra et al., 2012) . For instance, various schemes such as ultra-fast nonlinear interferometric and interferometric wavelength converters (Garai & Mukhopadhyay , 2010) , semiconductor optical amplifier (SOA) waveguide based on a Michelson interferometer (Wang et al., 2006) , and MachZehnder interferometric (MZI) (Zhang et al., 2003) were reported. Further, optical gates based on terahertz optical asymmetric demultiplexing (TOAD) including SOA as the nonlinear element have attracted many interests due to its practical advantages (Li et al., 2007; Gayan et al., 2011; Dimitiadou & Zoiros, 2012) . Attractive features of TOAD switches such as the extremely high operational speed, tremendous potential for integration with a wide variety of active and passive components, low power consumption, and high stability motivates researchers to realize various all-optical logic operations such as XOR, OR, and NOR as well as arithmetic operations (Kim et al., 2006; Gayen & Roy, 2008; Roy & Gayen, 2007) .
In optical information processing and computing, intensity encoding scheme is used to represent the optical digits. Another encoding technique is wavelength or frequency encoding. Utilizing the polarization state of light is another alternative to represent the optical information.
On the other hand, an arithmetic optical computing system is more efficient when a non binary number representation is utilized to avoid the long carry/borrow bit propagation paths that exist during the binary arithmetic operations (Cherri, 1998; Chattopadhyay et al., 2009; Al-zayed & Cherri, 2010; Song & Yan, 2012) . Examples of some non binary number representation are the multiple-valued number and the redundant signed-digit number, which permit parallel arithmetic operations. In this regard, another competitive number representation system referred to as negabinary uses a negative base to handle bipolar data (Zohar, 1970; Zhang & Karim, 1998) . Negabinary number representation was proposed to implement optical linear algebra processors-OLAP (Perlee & Casasent, 1986) , optical complex matrix operation (Li et al., 1994) , optical one step adder (Zhang & Karim, 1998) , and optical modular multiplication (Li et al., 1999) . Due to its redundancy, the NMSD has the potential to be used in implementing fast VLSI multipliers and dividers (Lakshmi & Dhar, 2011; Jaberipur & Parhami, 2008) .
The negabinary number system, which uses radix r = (-2) as the base allows parallel operations at each digit position and thus, these operations are space-invariant. The original negabinary number system was recently improved to handle signed-digit (Li et al., 1999; Cherri & Kamal, 2004; Cherri, 2011) and is called negabinary modified signed-digit (NMSD). Both optoelectronics as well as all-optical implementations were reported. The all-optical implementation using MZI and the NMSD digits were encoded using intensity states of light. In this paper, TOAD switches along with the parallel NMSD number representation are utilized to design and realize more efficient all-optical arithmetic circuits using polarization-ending schemes for the NMSD digits. Three all-optical adder circuits are designed using TOAD switches, polarization beam splitters, polarization converters, and beam combiners. It will be shown that the three proposed circuits utilize much less gates and they are much faster than the corresponding intensity-encoded adders. Design details for the proposed circuits are presented, where two-bit polarization-encoding scheme for each trinary NMSD digit is employed in order to fully utilize the switching property of the TOAD. The rest of the paper is organized as follows. Sections 2 and 3 briefly introduce the NMSD number system and the operation of the TOAD switch. Section 4 details the three proposed adder designs. Section 5 summarizes the results.
MODIFIED NEGABINARY SIGNED-DIGIT NUMBER
Originally, an n-bits negabinary number representation of a decimal number B is When adding/subtracting two negabinary numbers A and B, carry bits may propagate from the lower significant bit all the way to the most significant bit position (Perlee & Casasent, 1986; Li et al., 1994) . If twin carries to the next higher bits are allowed, then the carry propagation is restricted only to the next bit. Recently, we have introduced signed carries; i. e. negative as well as positive carries (Cherri & Kamal, 2004) to restrict the carry propagation process to only two neighbouring digit positions. Thus, the negabinary number representation was extended and referred to as negabinary modified signed-digit (NMSD) where the decimal number B is expressed as Note that a negative NMSD number is the NMSD complement of its positive number. Further, the addition rules of two NMSD numbers A and B are governed by the following three equations which generate threestep rules as shown in Figure 1 and Table 1 (Cherri & Kamal, 2004; Cherri, 2011) : and (c) Step3 rules. Two-bit polarization-encoding is also included.
(a)
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It is worth mentioning that the consecutive application of Step1 and Step2 computation rules guarantees that 11 or 1 1 digits do not appear at the same digit position in the third step, and consequently the carry propagation is eliminated. Further, the subtraction operation can be achieved by applying a complementing operation step first and then followed by the three computation steps rules for the addition. Moreover, due to the redundancy of the representation, one may obtain simpler addition rules by taking into consideration the current digits W digits are added using Step3 computation rules (see Table   2 ). In this regard, a flag bit " i F " that has a value of 0 or 1 to classify the less significant pair of NMSD digits
into two groups is employed. In addition, a much simpler addition scheme may be achieved by considering the next lower digits . These digits are put into groups to produce the sum digit O i (see Figure 3 and Table 3 ). Table 2 . Two-bit polarization-encoding of the flagged NMSD addition: (a) the flag bit rules; (b) the first-step rules; and (c) the second-step rules. 
OPERATION OF TOAD-BASED OPTICAL SWITCH
TOAD switch was demonstrated by Sokoloff et al. (1993) as a promising competitor to other similar all-optical switches, which can be used in optical time-division multiplexed (OTDM) communication systems. Further, many researchers pointed out that this ultrafast switch can operate with low energy control signals and consequently it has the potential to be integrated on a chip (Glesk et al., 2001; Houbavlis & Zoiros, 2004; Stubkjaer, 2000 , Gayen et al., 2011 .
A TOAD consists of a loop mirror with an intra loop 2x2 coupler and a nonlinear element (NLE) which is offset from the loop's midpoint by a distance ∆x as shown in Figure 4a . Sokoloff et al. (1993) explained the detailed operation of the switch, where a strong optical signal (control pulse -CP) is used to control another optical signal (incoming pulse -IP) through nonlinear interaction in a material based on interferometer setup. Recently, the reflected signal in the switch is used in addition to the transmitted one (Gayen & Roy, 2008) . Briefly, the TOAD works as follows. When there is no CP signal, the IP signal enters the loop shown in Figure 4a and splits into two counterpropagating ones. These two signals now recombine and interfere at the input coupler and emerge as a single light at the lower port. However, if a strong CP light is injected into the loop, then it saturates the SOA and its index of refraction is changed. Consequently, the two IP counterpropagating signals will face differential phase shift, such that they will interfere and re-emerge or transmitted from the output port. At the two output ports (reflected and transmitted), a polarization or wavelength filter is used to block the optical CP signal and only pass the optical IP signal. Note that the optical CP (very short pulse) has sufficient energy to modify the optical property of the SOA element, whereas the two counter propagating IP signals do not. Further, in the absence of the CP signal, the input light exits from the lower port in the figure (no light is present in the upper port). However, when both CP and IP signals are present simultaneously, all light is directed towards the upper port in the figure (no light is present in the lower port). When there is no IP signal, both channels receive no light as the filter blocks the CP signal. A schematic block diagram for the TOAD switch is shown in Figure 4b . 
POLARIZATION ENCODED TOAD-BASED NMSD ADDER CIRCUITS
In a previous work (Cherri, 2011) , the trinary NMSD digits were encoded using intensity of light, where two-valued (two-bit) logic encoding was used and referred to as "sign" and "value" encoding <s,v>. In this encoding scheme, the NMSD digits { 1 , 0, 1} are represented by {(1,1), (0,0), (0,1)}, respectively. In this section, we will show the implementation of the adder using polarization-encoding scheme where the digit set { 1 , 0, 1} are encoded using polarization states of light as horizontal, no light, and vertical, which are denoted as {H, 0, V}, respectively.
In a similar way to the <s,v> encoding, one may generate a two-bit encoding scheme using polarized beam splitters as shown in Figure 5 . This encoding scheme is denoted as the <H,V> polarization encoding scheme. Therefore, the digits i A = { 1 , 0, 1} are represented by two bits (00), (V0)}, respectively. Thus, to add two polarization-encoded NMSD digits aibi, one needs to incorporate four control signals representing the binary bits (polarized lights)
. Next, the polarizedencoded bits will be used in two channels as input and control signals in the TOAD switches structure to design various parallel adders. 
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Circuit design 1: Classical three-step NMSD adder Table 1 lists the <H,V> polarization encoding of the classical three-step NMSD adder. In this table, one can identify that some of the output digits are generated from entries (inputs) that have vertical polarization bits, while others are coming from horizontally polarized bits. Note that in the first three entries (the last three entries)
Thus, these entries distinguish between the two channels in step1 as shown in Table 1 . Similar observations are applied for
for step2. In step3, the first two entries and the last two entries separate the two channels. By combining these entries in two different circuits, we will obtain the design shown in Figure 6 for the classical threestep adder where 14 gates are needed as well as 5 gate delays. In this figure, the symbol ⊕ is used to denote a beam combiner. In addition, a polarization converter is used in front of some inputs to the TOAD switches since the two inputs lights to a TOAD must have different intensities or opposite light polarization states. Further, the entries in Table 1 are shown at the output ports of the TOAD switches.
Step 1 Step 2
Step 3 Table 2b , the transfer and weight digits are listed according to the value of the flag bit F i-1 being 0 or H. In a similar manner to the previous design, the minterms are generated by combining bits. Once these bits are generated, the final NMSD addition will be obtained according to the rules of Table 2c . Note that in this design, step 3 circuit of Design1 is the same as step 2 for this design. This design requires 10 gates and takes only four gate delay units for the addition. Figure 8 shows an alternative TOAD-based set up to realize the minterms needed in the addition of Table 2b .
Circuit design 2: Flagged three-step NMSD adder
Step 1 Step2 Step 1 Step2 are all available in parallel, and consequently, they can be logically combined and routed to produce the output digits as shown in Figure  3 . Table 3 lists the digit combinations (groups) that were considered to produce a fully parallel adder. Also, the table lists the computation rules to produce the sum i O of the addition. As can be seen from Table 3, once we generate the   5  4  3  2 
CONCLUSIONS
Three all-optical circuits using polarization-encoded NMSD number representation have been proposed. It is clear from Table 4 that the polarization-encoded NMSD adders are more efficient than the intensity-encoded ones. From Table 4 , one can draw the following conclusions. In contrast to the intensity-encoded adders, the proposed adders employ much fewer gates and they are much faster. The proposed classical three-step adder uses 51.7% less gate and it is 44.5% faster; while the flagged adder uses about 45.5% less gates and 42.9% faster. On the other hand, the digits grouping design provides 21% less gates and it is 40% faster. Note that in the previous discussions, many practical designs issues need to be solved. For instance, the issue of cascadability (a switch driving another switch) is a key requirement for building combinatorial networks (Scaffardi, et al., 2007; Chattopadhyay, 2012) . Further, design issues regarding the SOA carrier lifetime, synchronization of the inserted lights to the switches, light intensities losses due to splitters/couplers, polarizations, pulse duration, etc need to be considered. Promising experimental
